PTO/SB/08B (08-03)

Approved for use through 07/31/2008. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Red Sion Act of 1995 mp pers ns are required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known Substitute for form 1449/PTO

INFORMATION DISCLOSURE EMENT BY APPLICANT

(Use as many sheets as necessary)

Application Number 10/666,765 Filing Date **First Named Inventor**

Sep. 17, 2003

Mahesh A. Iyer Art Unit

2184 2119

Examiner Name

HIRL

Sheet 1

OCT

Attorney Docket Number 06816.0506CON1

NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of Cite Examiner Initials* No.1 the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue T² number(s), publisher, city and/or country where published. A. Aharon, A. Bar-David, B. Dorfman, E. Gofman, M. Leibowitz, and V. Schwartzburd. "Verification of the IBM RISC System/6000 by a Dynamic Biased Pseudo-Random Test Program Generator", IBM Systems Journal, ₩ 1 Vol. 30, No. 4, 1991, pp. 527-538. E. Bin, R. Emek, G. Shurek, and A. Ziv, "Using a Constraint Satisfaction Formulation and Solution Techniques 2 for Random Test Program Generation", IBM Systems Journal, Vol. 41, No. 3, 2002, pp. 386-400. Kt A. K. Chandra and V. S. Iyengar, "Constraint Solving for Test Case Generation", Proceedings of International Conference on Computer Design, 1992, pp. 245-248. 3 ₩ A. K. Chandra, V. S. Iyengar, D. Jameson, R. Jawalekar, I. Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist, and Y. Wolfsthal, "AVPGEN - A Test Case Generator for Architecture Verification", IEEE Transactions on ₩ 4 VLSI Systems, Vol. 3, No. 2, June 1995, pp. 188-200. C.-Y. Huang and K.-T. Cheng, "Assertion Checking by Combined Word-level ATPG and Modular Arithmetic Constraint-Solving Techniques*, Proceedings of the Design Automation Conference, June 2000. 5 A M. A. Iyer, "High Time for High-Level ATPG", Panel position statement, Proceedings of the International Test 6 Conference, 1999, pp. 1112. # W. Kunz, and D. Pradhan, "Recursive Learning: A New Implication Technique for Efficient Solutions to CADproblems - Test, Verification and Optimization*, IEEE Transactions on Computer-Aided Design, Vol. 13, No. 9, 7 K September 1994, pp. 1143-1158. I. Yuan, K. Shultz, C. Pixley, H. Miller, and A. Aziz, "Modeling Design Constraints and Biasing in Simulation Using BDDs", Proceedings of the International Conference on Computer-Aided Design, November 1999, pp. K 8 584-589.

Examiner Signature	Date Considered	12/7/5

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.